Verilog Assignment Submissions